Home Future Athlon 64s to include SSE3 support
News

Future Athlon 64s to include SSE3 support

Scott Wasson
Disclosure
Disclosure
In our content, we occasionally include affiliate links. Should you click on these links, we may earn a commission, though this incurs no additional cost to you. Your use of this website signifies your acceptance of our terms and conditions as well as our privacy policy.
The next revision of AMD’s Hammer CPU core will include SSE3 support, among other new features, according to this talk given by Kevin McGrath, AMD’s chief Hammer architect, at Stanford University. Here’s the key slide from the presentation:

The video source isn’t terribly high res, unfortunately. McGrath describes new features added to Hammer since its launch, but like the slide, he’s a little fuzzy about when various changes have been implemented. Obviously, some of the features haven’t yet arrived, though.

The enhancements include power reductions (gained by using slow but less leaky transistors in non-critical paths) and speed improvements (by using fast but leaky transistors in critical paths). Also, the processor halt and stopclock states have been improved, reducing some unnecessary work previously conducted during these states, resulting in a savings of several hundred milliwatts. Like the Pentium 4, future Hammer chips will feature on-die thermal throttling to cool themselves down if certain temperature limits are reached.

Performance-wise, the big news is the addition of SSE3 instructions, which accelerate a number of different types of computation, including video encoding, scientific computing, and software graphics vertex shaders. (For more on SSE3, see our Prescott review.) Beyond SSE3, the updated Hammer core will convert the LEA instruction, under certain circumstances, into an ADD instruction, which has only a single cycle of latency. AMD’s design mavens have also added additional write-combining buffers to the chip, so it can combine up to four streams of non-cacheable writes, up from two. Hammer’s data prefetch has been improved, as well.

The memory controller has DDR400 support, as we all know, and an improved open page policy.

I believe we’ll see the biggest changes implemented in the upcoming 90nm die shrink of the Hammer core, but like I said, he seems fuzzy on the timing, and some may be available sooner or in current chip revs. (Thanks Stefan Neef, who found out about the presentation via this story at c’t.)

Latest News

Apple Might Join Hands with Google or OpenAI for Their AI Tech
News

Apple Is Reportedly Planning to Join Hands with Google or OpenAI to License Their AI Tools

YouTube Launches New Tool To Help Label AI-generated Content
News

YouTube Launches a New Tool to Help Creators Label AI-Generated Content

YouTube released a tool that will make creators clearly label the parts of their content that are generated by AI. The initiative was first launched in November in an attempt...

Ripple Dumps 240 Million XRP Tokens Amid 17% Price Decline
Crypto News

Ripple Dumps 240 Million XRP Tokens Amid 17% Price Decline

Popular crypto payment platform Ripple has released 240 million XRP tokens in its latest escrow unlock for March. This comes at a time when XRP’s price has declined significantly. Data from...

Crypto Expert Draws A Links Between Shiba Inu And Ethereum
Crypto News

Crypto Expert Draws Link Between Shiba Inu And Ethereum

The Lucrative FTX Bankruptcy Trade and Ongoing Legal Battle
Crypto News

The Lucrative FTX Bankruptcy Trade and Ongoing Legal Battle

Bitcoin (BTC) Price Set to Enter “Danger Zone” – Time to Back-Off or Bag More Coins?
Crypto News

Bitcoin (BTC) Price Set to Enter “Danger Zone” – Time to Back-Off or Bag More Coins?

SNB to Kick Off Rate Cut Cycle Sooner Than Expected
News

SNB to Kick-Start Rate Cut Cycle Sooner Than Expected